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CHAPI'ER I 
The advent of the electronic digit 
unparalleled impact upon our society. 
entirely new computer applications. 
era as the "Age of Automation." 
replace semi-skilled workers, economist 
selves with long-range predictions and 
computer has produced an 
ch year finds hundreds of 
are referring to this new 
ly complex electronic computers 
and philosophers busy them-
(l). 
Without competing with professiona prophets, it seems safe to 
assume that electronic digital computer are to become commonplace 
within a relatively short time. ping applications in the fields 
of banking and insurance are among the ewer uses of the digital com-
puter. However, it appears that modern computer advancement has been 
directed almost exclusively toward larg -scale applications. There 
are myriads of potential small-scale ca puter applications which invite 
exploration. One of the most noteworth of these is the general area 
of desk ~alculators. 
Electro-mechanical desk calculator are available in a wide 
variety of types having several degrees of capability. These range 
from the simplest adding machine to ver a.tile machines which perform 
the basic arithmetic operations of addi ion, subtraction, multiplication, 
and division .Among the advantages to e derived from the electronic 
counterparts of these calculators would be reduction in size, silent 
1 
2 
operation, and provision for easy ma.inte nee through the use of plug-
.. . 
in component ea!ds •. Also, the electronic ver$ion would perhaps better 
lend, itself to mass production by automat c means than does the meehan-
ical calculator. 
The _purpose of this 'thesis is to demnstrate the applief!,tion of 
e.leetronie digital computer teehn;i.ques to the desk calculator. It was 
desirable to formulate the design criteri for a useful machine, to 
evolve the logical design of this machine and ~o build a working 
model that would attest to the validity o the logic employed. 
The circuits employed in the mod.el d not result from long, 
laborious calculations. These circuits h ve been designed by rule-0£-
thumb techniques. Th.is procedure was ade uate for verifying the J:ogical 
design. They are ;not elegant circuits, n ither do they pretend to be. 
Of course, were this machine to be con1:1id red on a commercial basis, it 
would be desirable to caref'ully redesign he circuits. It ·was felt 
that this approach would be bes~ in keepi g with the stated purpose of 
the thesis and would aid in sufficiently imiting the scope of the 
thesis. 
CHAPTER II 
DESIGN CRITEB. 
With the stated purpose of the thesi in mind, it follows that the 
design of such a machine should begin by decision as to 'What capabili-
ties it should inco~o~ate. In an attemp to limit the scope of the 
thesis, it was decided that the singular ·a;pability of this machine 
should be that of ad.di tion. It -was r decided that, in its opera~ 
tion, the ma.chine should be ma.de as as possible. Numbers to be 
1;3.dded were to be entered from a ten-key k yboard. Any additional 
control keys were to be held to a minimum. The readout was to be visual. 
Operation was to be accumulative; that is, each new sum was to be the 
answer given by adding the new entry to t e previous sum. All input and 
output data were to be decimal in form. or this design, it was decided 
that the ma.chine would have a capacity of four decimal digits. 
The choice of some variation of the inary number sys~em is virtu-
ally an automatic one, for the design. of n electronic digital computer. 
This is because logic performed on radix wo numbers more easily lends 
itself to mechanization than for other r The choice becomes 
particularly attractive 'When it is desir le to use bistable multivibra-
tors, or "flip-flops11 , as storage device . The two stable states of a 
... 
flip-flop may be made to correspond tote O and the 1 of the binary 
number system. Another important aspect of the rad.ix two choice is that 
the logic may be analyzed through the us of Boolean aJ.gebra. (~). 
3 
'+ 
If the arithmetic operations are to e performed on binary numbers, 
the requirement that input and output d.at be decimal in form. predicates 
the need for two converters. .. r will be required to convert 
from decimal input to binary, and anothe for converting from binary to 
decimal output. 
·.Let it be supposed that two numbers o be added are merely con-
verted to their binary equivalents and a ded. As an example, consider 
' 
the addition of 3275 and 5423. In writi g the binary equivalent~ of 
these numbers, a short table of powers 10 two is helpful. (2). 
Synthesizing the number 3275 from this ta le by adding powers of two 
211 2048 
210 1024· 
27 128 
26 
--.-- 64 
23 8 
21 2 
20 l 
SUl'll .3275 
Then, in binary form, the number 3275 
(ll) (10) (9) (8) (7) (6) 
1 1 0 0 l 1 
is 
(5 
0 
(4) (3) (~) 
0 ii. 0 
Similarly, the number 5423 is converted o binary 
~ 4-096 .,;·,\.\<:-
210 10"'24 
28 256 
25 32 
23 8 
22 4 
21 2 
20 l 
sum 5423 
(1) (o) 
1 · . ·1 
(12) 
1 
(11) 
0 
(10) . (9) 
1 0 
(8) 
1 
(7) 
0 
(6) 
0 
(5) 
1 
(4) 
0 
Then, the binary addition to be perforrae is 
sum 
3275 
54-23 
110011001011 
1010100101111 
--'-- 10000111111010 
(3) 
1 
(2) 
1 
(1) 
1 
5 
(o) 
1 
This example indicates that 14 binary di -·ts are required to represent 
the largest numbers in four decimal digits; specifically, those numbers 
greater than 213 or 8192. The input deci 1-to-binary converter would, 
therefore, require 40 input lines, 10 fo each m.git, and 14 output lines. 
The output converter might require 28 in ut lines, two for each order, 
and 40 output lines. If parallel addi ti n were used, there would be re-
quired a bank of 14 binary adders. For erial addition, a series of 14, 
additions would be required. (2). 
· The preceding exaJ11ple is indicative of the cumbersome nature of 
adding large numbers in the conventional binary system. In order to 
simplify this procedure, binary coding o the decimal digits is f're-
quently employed (3). If a four-bit bin ry code is employe,d, the digits 
of the eY,ample may be represented by the following binary groups~ 
0011 0010 Olll 0101 
3 2 7 5 
0101 0100 0010 0011 
5 4 2 3 
1000 0110 1001 1000 
8 6 9 8 
The preceo.ing technique suggests a r.ethod of' addition that combines 
the serial and parallel methods. By thi technique, the binary groups 
:for a given decimal column are adq.ed in arallel" When this addition 
6 
· is completed, the operation is shifted s rially t~ the other decimal 
columns. (2). Serial-parallel addition or a four-bit code requires, 
then, onJ.y four parallel binary adders. Conversion is also greatly 
simplified through the use of' a four-bit code. Because the operations 
a.re performed. on a decimal digit basis, he input converter need have 
onJ.y ten input·lines and. four output lili s. The output conversion may 
be accomplished 'With eight input lines d ten output lines. This is 
explained in detail in the decoder discu sion. 
In this computer, as in others, thee must be some provision for 
storage of data. As mentioned. previousl , the use of the binary nmber 
system. perm.its the use of flip-flops as torage devices. Because of 
their straightforward design and of thei applicability to this ma.chine, 
; ' I 
flip-flops shall be used. 
A summarization of the general idea presented in this chapter 
indicates that the mac~:ne .to be designe shall utilize serial-parallel 
addition, that the decimal. digits shall e enc9ded by four-bit binary 
groups, and that flip-fiops shall be use as storage device.s. When 
these ·ideas are considered together with the requirements presented in 
the opening :paragraph, it appears that t .e basic design criteria, pre-
requisite to the logical. design, have be n established, 
CIIAP.rER II 
For convenience in considering the chine from a system stand-
point, a block diagram is presented in F gure 1, Assume that the 
example numbers are to be added, namely, 3275 and 5423 . Furthermore, 
assume that 3275 was the. la.st previous s , and that 5423 is to be acld:ed 
to it. 
3275 
5423 ----
8698 ----
augend 
addend 
sum 
If' the digits of the addend were entered from the keyboard in descending 
order, that is, from left to right, begi ing with 5 and ending w:i:th 3, 
it would be necessary to store the first three digits, the 5, 4, and 2. 
This iS true because the addition must b .gin in the lowest order; in 
other words, 5 plus 3 is the first step n adding these two numbers. 
Obviously, the addition could not begin til the 3 had been entered. 
If the digits of the addend were en ered in reverse order, the need 
for this temporary storage of' some digit· would be eliminated. This is 
true only if the machine can perform a ven digit addition prior to 
entry of the next digit. In the example the first entry would be 3. 
This would be added immediately to the 5 The machine would then be 
ready to accept the 2 for addition to th 7, in the tens 1 ord!:::r, In the 
7 
Binary 
Coder 
Key.; 
'board 
Digit I Sequence 
Control I Control 
I 
I CONTROL 
Carry 
Control 
Accumulator 
Figure 1. General Block Di.a.gram 
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Decoder 
Excess 3 
Decoder 
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Decoder 
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Readout 
101 
Readout 
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Readout 
I .i 103 
Readout 
co 
9 
interest of minimizin~ th~ storage capac'ty required of the model, the 
m~thod o:f' enter;ing digits in reverse 
Choice of a Code 
There are many possible ways o:f' rep esenting the ten decimal digits 
by means of four .. radix two digits . ex.ample of Chapter II, the 
coding was simply the binary equivalent each decimal digit. This i.s 
a "weighted" co~ in th.at a particular ue is assigned to a 111" depend-
ing on the order in which it e.p:pears. (3 . For this code, the weights 
of t:he orders, in descending sequence, a e 8-4-2-l. For this reason, 
it is referred to as the "8 ... 4-2-111 code. (3). In this code, the d;ecimal 
digit equivalents a.re 
0 0000 
1 0001 
2 0010 
3 0011 
4 0100 
5 0101 
6 0110 
7 0111 
8 .---- 1000 
9 1001 
There are many other codes, both weighte and nonweighted. For more 
extensive information regardi:p.g decimal odes, the reader is referred to 
Richards. (3), 
The "excess 3" code has been chosen for use in this machine. Justi-
:f'ication of' this choice will follow the escription of the code. In this 
code, the binary group is the equivalent of' three more than the digit 
being represented~ These groups are 
0 
1 
2 
3 
4 
0011 
0100 
0101 
0110 
Olll 
5 
6 
7 
8 
9 
1000 
1001 
1010 
1011 
1100 
10 
All of the possible sums of two di ·ts represented by excess 3 code 
groups, including a carry, a.re presented in Table I. 
TABLE I 
ADDITION TABLE FOR EXC SS 3 CODE 
Uncorrected Corrected 
Decimal Sum Carry Sum Carry Sum. 
0 0 0110 0 0011 
1 0 0111 0 0100 
2 0 1000 0 0101 
3 0 1001 0 0110 
4 0 1010 0 0111 
5 0 1011 0 1000 
6 0 1100 0 1001 
7 0 1101 · 0 1010 8 0 1110 0 1011 
9 0 1111 .o 1:100 
10 1 0000 ,.1 0011 
ll 1 0001 1 0100 
12 1 0010 1 ·0101 
13 1 0011 1 0110 
14 1 0100 1 0111 
15 1 OJ.O.l 1 1000 
16 1 0110 1 1001 
17 1 0111 1 1010 
18 1 1000 ''1 1011 
19 1 1001. 1 llOO 
Consider, f'or example, the addition of 7 and 6. 
7 1010 
6 1001 
13 0011 lus 1 carry 
Correction 
Required· 
Subtract 3 
Add 3 
Tlie required tens' carry is correctly pr pa.gated at the proper time, 
from the highest order, for all cases. is is clear from Table I. How= 
ever, it becomes necessary to correct th 0011 to 0110 in order that it 
will be recognized as a 3 in the excess code. The required corrections 
f'or all sums are indicated in the table. The automatic propagation of' 
the tens' carry is one important reason or choosing the excess 3 code. 
Before the problem of correcting the sum. of Table I is considered, the 
matter of coding and decoding shall bes udied. 
11 
The me:thods of Boolean algebra are o be used for this analysis. ( 2) . 
The orders of the excess 3 c'ode are to b represented by the letters A, 
B, C, and D, in descending sequence. 
Thus, 
0 0011 ABC 
1 0100 iBc 
2 0101 
----1 ABC 
3 0110 ABC 
4 0111 A~ 
5 
-"T-- 1000 ABC 6 1001 ABC 
7 1010 ABC 
8 ·1011 ABC 
9 1100 ABC 
It will be noted that these are in minte , or canonical, form; that is, 
each group is expressed as a Boolean pro uct containing all elements of 
the class . These minterms may be repres nted as squares on a Veitch ctla-
gram. (2). The numbers in the minterm. s uares correspond to their deci-
mal counterparts. ,Redundant minterms ar denoted by x• s. 
A 
B 1 D 
B 2 D 
:B D 
B 5 D 
C C 
/ 
The simplest ·Boolean expressions for eac . digit may be written directly 
from the Veitch diagram, taking into ace unt all redundancies. 
0 
,l 
2 
3-
4 
5 
6 
7 
8 
9 
---...,-
!:i3 
A.CD 
-·- -!C~+ BC!? 
.ACD+BCD 
BCD 
BCD 
ACD+BCD 
ACD+BCD 
ACD 
AB 
12 
A similar Veitch diagram for the 8-4-2- code maya.lso be made. 
0 0000 
---·-
lien A A ii A 
l 0001 
-----
·K:scn B 6 4 i5 2 
---.,-- 0010 
---·-
lic:5 
3 0011 ABCD B 7 5 D 4 0100 
----
.ABCD 
5 0101 }BCD :s 3 1 D 6 .-,--- ouo ABCD 
7 . 0111 --~- lBCD B 2 0 :5 8 1000 
----
AOOfi 
9 1001 AB1'D - C a C C 
The simplest Boolean expressions, inclu ·ng redundancies, may again be 
writt,n. 
0 
---:i- iB6n 
l ABCD 
2 
___ ... 
BCD 
3 BCD 
4 BCD 
5 ---- BCD 
6 BCD 
7 BCD 
8 ABD+ c:o 
9 AD 
A comparison between this list o:f simple t Boolean terms and that :for 
the excess 3 code reveals that those :for the excess 3 code are simpler. 
Bec,a.use of this, decoding will be easier toachie,ve. In :fact, the 
Veitch diagram pattern o:f the excess 3 e de makes the :f'ullest possible 
. use o:f the six redundant minterms. No o her progressive pattern can 
make possible a simpler list o:f Boolean xpressions. This :fact, together 
with the self-propagation of the tens' c rry 'When adding, has been the 
principle :factor in the choice of the ex ess 3 code. 
Addition 
As pointed out in the discussion of the excess 3 code, the sums 
produced by adding must be corrected. I there is no carry resul:ting . 
13 
from a given addition, the correction is effected by subtracting 3. If 
a. carry does exist, the correction may b achi.eved by adding 3. One 
me.thod for subtracting 3 is to add 13 an subtract 16. The subtraction 
of 16 may be done by ignoring the carry hich results from adding 13, 
because this has a value of 16. or 13, inversion of 
the lowest order is required since both umbers are odd. The corrections 
ma.y be made by means of the configuratio shown in Figure 2. (3). In 
this arrangement, one is added to the· s. by adding a 1 in the D order. 
If a carry exists, then two is also adde by adding 1 in the Corder. 
If a carry does not exist, then 12 is al o added by adding l's in the A 
and B orders. The method of Figure 2 sh 1 be used in the ma.chine" 
The adding elements of Figure 2 are referred to as binary nf'Ull 
a.dders. 11 (3). A full adder has three in ts which accomoda.te the two 
bi ts to be added plus an input carry bit rom a luwer order. · The :f'u.11 
adder has both sum and carry outputs. e operation of a full adder may 
be demonstrated by letting 
X augend 
Y addend 
C input carry, fro lower order 
A truth table may be constructed which 1· ustrates all possible combina-
tions of inputs with their associated out uts. 
XYC Sum Carry 
0 O 0 0 0 
001 l 0 
0 l 0 1 0 
O 11 0 1 
1 0 0 l 0 
101 0 l 
11 0 0 l 
111 l l 
Separate Veitch diagrams may be drawn for the sum and carry. 
14 
XY 
C C C 
F. F F F 
C s C s s C s 
F F F 
ignore 
A B C D 
Figure 2 
Excess3 Adder 
X X X X 
:tt Sum 
c c c c 
X X ! X 
: l1 l~l 1 I I arry 
a. c c c} 
. \, 
From these Veitch diagrams, the sum and c rry expressions may be formed as 
sum : XYC +XYC +XYC +XYC 
car~ :: XY +XC +YC 
15 
A 0 
X 
A 0 Y, 
Carry 
0 
A 
C---...i .0 A . Sum 
i' 
Figure.3 
The sum expression may be factored to 
sum = (X+ Y + C) (:XY + XC + YC) XYC 
( X + Y + C) (XY + XC + Yq) XYC 
= .(X + Y+C) (XY +xc + YC +XYC) 
= Ex+Y)+c] 5a'+ x+Y c+(XY)c] 
The carry may be factored as 
carry : XY+ (X+Y)C 
These expressions are presented in Richa ds (3) and are the bases for 
the logic diagra.:m. of the full adder of F'gure 3. 
Coding 
Because digits are entered from ad cimal keyboar~, there must be 
a conversion made from decimal form tote excess 3 code. The coder can 
0 
1 
2 
3 
4 
5 
6 
K 
E 7 
y 
B 
0 8. 
A 
R 
D 9 
.o 
A B 
OUTPUT 
Figure 4. Coder 
0 
C 
0 
D 
I-' 
0\ 
17 
be formed from a diode matrix having ten input lines, one for each 
digit key, and four output lines, one fo each order of the binary 
code group. '!'he function of the coder i that of triggering the 
flip-flops of the addend register to cor espond to the digits of the 
correct code group. '!'he diode matrix of Figure 4 is arranged so that 
this desirability is fulfilled. (4). '1'h output lines of the coder will 
be routed to negative voltages appearing at the collectors of the 11 of'f11 
transistors of the addend register. By eferring to the list of the 
excess 3 code group.a, it may be seen tha ~ the matrix diode positions 
correspond to the l's o:f' the code groups. Because of the fact that 
entries are made one digit at a time, o y one coder is required. 
Decoding 
Decoding is also accomplished throu the use of a diode matrix. 
'!'he list of simplest expressions shows tat for the 2, 3, 6, and 7 there 
exists an nor0 choice of simplest terms. For purposes of decoding, the 
In order to uniquely identify each digit, it is seen from the list of 
simplest expressions that both states of each of the four orders are 
required. Hence, eight input lines will be needed, '!'here a.re connected 
from the O and l outputs of.the accumula or flip-flops. '!'he diode matrix 
equivalent of the list of' simplest terms is shown in Figure 5, Every 
possible combination of' input levels, ex luding the never-occurring 
redundant combinations, will uniquely i ntif'y the corresponding decimal 
digits. For example; if' the accumulator digit were decimal 8 
-8 1011 ABCD 
simplest expression, due to r dundancy of ABCD, -·,-- ACD 
0 1 _2 3 4 f 6 7 8 9 l i r i l r r 1 i 
A 
A 
B 
B 
C 
= 
C 
D 
-D 
-30 VDC h> 
Figure 5. Decoder 
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For this case, l's would be present on lines A, B; C, and D. However, 
only l's on lines A, c, .and D would be sed to derive the 8 output. 
This results in the saving of one diode. Because the readout is pre-
sented as four simultaneously appearing decimal digits, four decoders 
are required, 
Registers 
The two registers ar,e temporary 
augend of' a given addition operation. 
units for the addend and 
the digits are being added 
in four-bit pa.re.llel f'c,rm, ea.ch register must be ca:pable of storing a 
four-bit code group. As previously prop sed, flipwflops are to be used 
as storage devices; therefore, four flip flops are required in each 
ref4ster. These flip-flops must have us t" and "reset" provisions. (3). 
The registeI'.s must be reset to zero prio to a given operation. The 
basic register is sho-wn in Figure 6. transitory code group from 
the keyboard decoder, or from the accum tor, is.fed to the set lines 
A, B, C, and D, The flip-flops are ther by "latched11 in the correct 
states for representing the trigger code group. 
Accumulator 
The accumulator is the :main memory ection of the machine. Its 
function is to store, ~ndmake available for readout, each sum that is 
produced by the adder circuits. This ction could be carried out by 
storage of' sum code groups, or by st,orag of' the decoded dec'imal sums. 
Aga.iri, because of the use of flip-flops s storage devices, the storage 
Will be done on th~ binary level by stor ng the code groups. 
It -was originally specified that th :ma.chine should have a four 
Reset 
A OUt 
i I 
FF 
0 l 
Set A 
Art. 
FF 
0 1 
0 
I 
"Clear11 _. iO 
J 
FF 
0 1 0 
Set B 
C Out 
ii 
FF 
1 
Set C 
Figure 6. Basic Register 
B Out C+Out 
+ 
FF FF 
0 l 0 l 
d a 
- 0 
-
ii 
I 
Sequence Pulse, <X · .Set A Set B Set C 
Figure 7. AceUll ulator Section 
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D Out 
11 
FF 
0 l 
Set D 
D Out 
+· 
FF 
0 1 
a 
~ 0 
11 
Set D 
21 
decimal digit capacity. This necessitates having a four-section accumu-
lator; with each section capable of sto ing a four-bit code group. Each 
section of the accumulator will then be similar to the regi.sters and 
will consist of a similar arrangement o· flip~flops. One noteworthy 
difference is that, because the first gend of any series of additions 
is to be zero, each accumulator section ust be capable of being set 
to zero, which is 0011. r to accept sums, it is nee-
essary that the accumulator be reset to ooo. This is done after the 
augend register has been set to 0011, b · before the sum has been pre-
sented to the accumulator. An explanati n of the control operations 
appears as a subsequent portion of the esis. The provisions for 
meeting the set and reset requirements a e shown in Figure 7. 
Control 
A d.igi.t control scheme is required ,o produce. gating pulses fer 
feeding the sum from a gi.ven addition to the correct section of the 
accumulator. Consider, for exa.m:ple, the addition of 7132 and 2061. 
7132 
2061 
9193 
91 9 3 a cumuJ.ator 
ABCD 
The addition would begin in the D order nd proceed, one digi.t at a 
time. The accumulator wou.ld receive the sum in the sequence D, c, B, 
and A. Assume, f'or the time being, that negative gating pulses are to 
be used. Then the digi.t control pulses equired would be those of 
Figure 8. 
A method for producing these gatin pulses is presented in 
Figure 9. The time chart of' Figure 10 · scribes this method in detail. 
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The encircled letters of Figure 9 correipond to those of Figure 10 and 
are used to associate each waveform wit its location in the block 
diagram of Figure 9, 
A sequence cbntrol is required to 1rovide for the execution of 
the "housekeeping" operations in their r roper order. This sequence is 
repeated for each digit: 
1. Set augend register to accumul tor value 
2, Reset accumulator to 0000 
3, Add contents o:f. registers 
l~, Reset registers to 0000 
~e relationship between these gating pu digi. t &,.rating pulse 
is shown in Figure l.l. A method of deri · ng the seg_v.ence pulses is 
shovm in Figure 12. 
The carry control, Figure 13) consi ts of a 20 ms delay of the 
output carry so that the last three sequ nee pulses will have time to 
be completed prior to when the carry is :?resented to the adder for the 
next addition. In the event of a, D orde:: digit pulse, the carry storage 
flip-flop is reset to O. This precludes the possibility of having an 
input carry to the adder when adding in the lowest order. 
There are two control keys in addi t · on to the ten digit keys. The 
''clear" key resets all register flip-flops to 0 1 s and sets the accurrm-
lator to 0011, which is zero) the first cugend required for beginning 
a series of additions. 
The "ad.du key serves to notify the rr.achine that the m::o.nber being 
entered has been completed. This elimi tes the need for entering 
superfluous high order zeros for numbers aving less than four d.igi.ts. 
The uadd.11 key is to be depressed followi g each complete number entry. 
The remainder of the logical design onsists of interconnecting 
the various sections of the machine alrea y described. Specific verbal 
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detail will not be given, but reference · s made to Plate I, Appendix. 
This plate shows the complete interconne tion of the logic and storage 
elements. 
CHAP1.1ER IV 
CIRCUITS USED IN MODEL 
shown in Figure 14 and Figure 15, respe tively. These provide.a simple, 
economical, and dep(ilnda.ble way f'or mech nizing ''and" - 11 or11 logic. (4). 
The basic 11and11 gate, having input A and B, obeys the follo'Wing 
Boolean equation and truth table: 
Output= AB 
A B OU.tp t 
0 0 0 
1 O 0 
0 1 0 
1 1 1 
The presence of 1' s on a.J.l in.put lines is required for a 1 output. The 
ttandn gate is symbolized by 
A basic "or11 gate, having inputs A nd B, obeys the following 
i 
Boolean equation .and truth table : 
Output : A+B 
A B :t 
0 0 
0 1 
l 0 
1 l 
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The presence of a 1 on any input line r sults in a 1 output. The rror11 
gate is symbolize.d by 
The circuits of Figures 14 and 15 re for negative input signals. 
By interchanging tl,te two circuits, the orresponding circuits for posi-
t! ve signals v.t.11 result. of this machine, a O is repre-
sented by zero volts a:nd a 1 by .. 25 vol s. The E + supply voltage., ;i:x. 
should be pe·s,11bi'v:e:i 'with respect to ze;;.o volts, and the E- supply vol-
tage should be negative with respect to -25 voits. For convenience, 
the supply voltages of the model are + 5 and -30 VDC .• 
Inverter 
The only purely logical element usi g a transistor, in this machine, 
is the inverter of' Figure 16. · The input voltage divider reduces the 
input l~vel t.o one suitable for operatio of the transistor. AO input 
turns the transistor lto:f'f11 artd yields th: supply voltage as an output 1. 
An input l turns the transistor 1ton11 and gives an output o of' approxi-
mately zero volts. The inverter is symb lized by 
Full Adder 
The adding method described in the receding chapte:r uses seven 
:f'1:i.ll add.ere. · The :f'ul.l adder that -was de eloped has been mechanized by 
using the nand, u 11or, '' and inverter elem nts just described. 
/ 
X o------,--1 ;t-----1 
Y o----or-,---i 
. I 
Figure 14. 11And" Gate 
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The resulting circuit ~agra.m is shown i Figure 17. The fuJ..l. adder is 
symbolized by 
fl C 6 e 
Flip-Flops 
There are two basic trigger tY,Pes o flip-flops used in this 
.. 
ma.chine. The storage flip-flops of the egisters and accumu.lato.r use 
the 11 reset - set 11 type. This type hast trigger inputs, one for 
setting the flip~flop to an output 1 and one for resetting to an output 
o. 'I'b.is :f'lip-flop :m.a.y be represented, a by Richards (3),. 
Reset· 
Set 
0 0 
FF 
1 1 
~o m,eans of actual triggering of this f ip-flop are used.. Collector 
triggering, as illustrated in Figure 18, consists of applying.a positive 
trigger pulse, through an input diode, t the collector of the noffu 
transistor. (4). This positive pulse is applied, through the coupling 
network, to the base of the non" transis 
.The net result of these 
two conditions is a. change of state oft e flip-flop. Another w.ria.tion 
is shown in Figure 19. By this method, negative trigger pulse is 
applied to the base of the 11 off11 transis Th.is results in turning 
the transistor ''on11 , thereby changing th state of' the flip-flop. !?his 
driving :power from the trigger source. t will be noted that a voltage 
divider is 'Q.Sed in the input trigger lin s of Figure 19. This is to 
p:rovi~ a; method of discriminating a.gain t low voltage trigger lfnoise 11 
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which resuJ.ts from deteriorated O's. F,r example, the output O's of 
the exeess 3 adder range from zero to - volts. The.output l's range 
from -15 to -30 volts. Therefore, the oltage divider is chosen so 
that the f'J.ip-flop 'Will not ~rigger ove the range of O's, but will 
trigger dependably :f'rom·the l's. This 0 fference in amplitude is su:f'fi-
cient to insure dependable operation. 
The toggle flip-flop, Figure 20, i used for counting applica-
tions. (4). Here it is used for counti g key puJ.ses .in the digit 
control section. For every trigger pule on the input trigger line, 
the flip-flop undergoes a change of sta e. Then, differentiation of 
the output results in pul.ses that are a creased in frequency by a scale 
of two. This flip-:f'lop may be symboliz d by 
___ Reset to O (optional) 
trigger FF 
The monostable multivibrator is a ecial case of a flip-flop 
having one stabJ.e state~ ( 4) • · nput trigger pulse is applied, 
the circuit makes a transition to the ot er state and r~ins there 
for a predetermined length of time be:f'o e returning to the stable state. 
The differentiated output then results i the delay of' the trigger 
pulse ·. by this :predetermined length of ti e. . In this machine, this 
circuit is used as a time delay. cuit of Figure 21. giv~s a 
delay of approximately 5 ms. A change i circuit time constants gives 
the 20 ms delay used in the carry contro circuit. The monostable 
12.l K 12,l K 
30 K 30 K 
Trigger 
..... · .......... .,_,.,•., ... ::, 
2N43A 
Figure 18. Fl.ip-li,'lop, Collector Trigg-ering 
-30 VDC 
12,l IC 12.J. IC 
30 K 30 IC 
o-i 
'!'rigger • i 
-~~-
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Figare 19. Flip-Flo , . Ba.se '!'rig·gering 
\. 
-3 VDC 
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1500,.u,f 
Figure 20. T ggle Flip-Flop 
-3 VDC 
O~l f 12.J. K 12.1 K 100 K 
100 K 
Figure 2L Monos ble MuJ..tivibrator 
muJ.tivibrator is symbolized by 
trigger 5 ms 
MV 
output 
where the delay. ·time ·.is inclu<l,ed in the aqua.re block. 
~itter Followers 
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The emitter follower is used as a current amplifying device having 
a voltage gain of' slightly less than unity. ( 5) • The simplest of .the 
emitter followers herein used is diagra.med in Figure 22. fhe degen-
era.tive feedback of the circuit makes.possible a wide range of input 
voltages. 
The emitted follower of Figure 23 makes use of the Darl:t.ngton 
connection •. (5). This connection reeultE;J in a much higher input imped-
' 
ance than the previous circuit. This citcuit is used as a buffer into 
which the signals from the f'u1l adders are fed. The high impedance 
input is essential to' keep from unduJ.y loading the diode logic circuits 
of the fuJ.l adder. 
Readout 
The .IINixie" dee~ readout device, manufactured.by tlle Burroughs 
Corporation., is used as the sum indicator. The tube. is shown., ·dia-
gra.matica.lJ.y, in Figure 24. The tube has a. common a.node and is gp.s .... 
filled. ,There are ten ~athodes,·and each cathode is in the shape of 
a different decimal digit. The dig:t,t · to be displayed is selected by 
putting a negative 150 volts on the cathode corresponding to that digit,. 
This resuJ.ts in ionization of the gas and causes the ions to collect 
around the cathode. Thi.s glow describes the digit to be displayed. The 
In:put 
Input 
-· • 
-. 
-30 VDC 
2N43A 
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Output 
Figure 22. Emi ter Follower 
-30 VDC 
' / 
-. 
Out;put 
10 K , 
T 
Figure 23, Darlingt n Emitter Follower 
tube is constructed so that all cathode are visible from the front of 
the tube. A bias of approximately + 12 volts is applied to the "Nixie" 
anode. The l from the decoding Ill.atrix ·s a negative voltage. When this 
is applied to the cathod.e, the ionizati potential is reached, and the 
digit may be read. 
Power Supplies 
Three power supplies are required r the model: 
(1) -30 VDC at .75A, for the tr sistor circuits and "and" gates 
(2) +25 VDC at 100 ma, for the 11 .. rn gates 
(3) +125 VDC at 5 ma, for the" ixie" bias 
,. 
Circuit diagrams of thrse power supplies are shown in Figure ~5. Silicon 
diodes are used as the· rectifying devices. Operation is from a conven-
tional 117 VAC, 60 cycle source. 
117 
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CHAPrER V 
OPERATION.AND PERFO CE OF TEAM, 
It has been pointed out previously that the first number to be 
E~lanation has also been given as to e necessity, in this machine, 
sideration in mind, the operation of th 
(1) All four digits of' the a cumulator are set 
initially to zero by dep essing the "clear'' key. 
(2) The first number to be a ded is entered f'rom 
the keyboard one digit a a time, the digits 
being entered in reverse order. 
(3) At the end of' each 
key is depressed. 
( 4) The next number to be 
similar fashion, and so 
number to be added. 
the nadd11 
d is entered in 
for each other 
As an example, consider the addition of 79 and 1648. The sequence of' 
keyboard operations required is: 
-- 7 -~ 3 Add -- 8 
4 6 l Add. This would c se the sum, 2027, to appear in 
the readout section. 
The design of the sequence control ircuits causes the actual opera-
tion of adding a digit to conti.nue for a '.f)roximately 20 ms. Tb.is is the 
time required for the four successive 5 s delay circuits, of the 
from the keyboard at a maxinium rate per second. In actual practice, 
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it is doubtf'ul that the rate of depress·ng any two consecutive keys 
would exceed the equivalent rate of 10 er second. ~us, the safety 
factor of five seems to be ad.equate for insuring sufficient adding time, 
A photograph of the operational mo el is shown in Figure 26. The 
"Nixien readout tubes are to the lef't o the keyboard. The "Clear'' 
key is on the upper-left of the keyboar, and the 11Addu key is on the 
lower-left, 
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of Model 
CHAP!'ER VI 
SUMMARY AND CONc· USIONS 
The performance of the model has b en entirely satisfactory and 
ha.a borne out the validity of the logic 1 design, There have been no 
unstable tenda.ncies noted, The thesis, to this point, has dee.1th with 
the design of a four-digit machine. was constructed 
de:parted from this design in the folio · ng ways: 
(1) Only two digits were com leted, this being 
sufficient for the state purpose of the 
model. 
( 2) The sequence control was not constructed but 
was simulated by four pu hbutton switches that 
wer~depressed, in order after each digit had 
beert1..entered. This, too was considered to 
subtract little from the usefulness of the 
model. 
(3) Because of (1), the digi control and the 
carry control sections w re modified to serve 
two digits rather than fur. These alternate 
control techniques are lustrated in the 
Appendix by Figures 27 d 28.' 
The model was constructed from com onents that were readily 
available. The particular "Nixie 11 tube used for the readout circuit 
were designed to be used with higher s tching voltages than those used 
in this machine. As a result, the rea ut is not as clear as might be 
desired. There are tubes designed for ower switching voltages that 
should be investigated in the event of rther work in this area. 
The application of transistor logi ·· to a machine of this type 
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would invite exploration. (6). It migh also be possible to use gas-
tube flip-flops as more economice.l sto ge devices, but the question 
of long-term reliability would po·ssibly prevent this. (7). 
The more recent applications of fe rite cores to storage and, more 
recently, to logic loom as important att ances pertinent to a machine of 
this general type •.. (8). Extensive use f cores could possibly result 
in greater reliability, and a. higher gree of compactness with greater 
storage cape.city. An increase in the s orage capacity would make possible 
entry of numbers in forward order, rath r than reverse. This is explained 
in Chapter III~ An.other advancement th t would warrant study for a com-
pact computer is that of micro-module.a. For example, flip-flops are 
being made on an experimental basis the. have all component,s, including 
transistors, arranged .on a tiny crystal wafer. The coming of the tunnel 
diode will, without doubt, create many ew, compact computer circuits. 
With greater compactness of a machine h ving capabilities similar to 
this one, it follows that a machine of imilar size could be constructed 
having far greater capabilities. ension of capability to include 
subtraction, for example, by means of c plimentary addition, would be 
very simple. ( 3) . More complex capabil ies could be included in a 
general purpose calculator. 
There are many instances in "Which :particular type of' equation must 
be solved, over and over, with different coefficients. Ma.chines similar 
to this one could :possibly find wides:pre d use in the f'orm of' specific 
designs capable of' solving specific :prob As an example, a machine 
to solve standard quadratic equations · co d be developed. There is per-
haps enough demand for this particular o eration to create a market for 
such a machine. 
In conclusion, the results of this thesis project have augmented 
the feeling that electronic digital com uter techniques can be success-
fully applied to the desk calculator fi ld, Electronic desk ca.lcu.J..a.tors 
will, in all probability, soon make the r debut on a commercial basis. 
The success of this endeavor, as with o hers, is vested in the inge-
nuity of its proponents and is limited rima.rily by human imagination. 
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